Our storyPricingBook demo

For Candidates

Employer LoginFor Candidates

Arjun Vasanth Anchan

SoC Analog Design Engineer at Intel Corporation

Contact Arjun Vasanth

About

Arjun Vasanth Anchan is an experienced SoC Analog Design Engineer at Intel Corporation, with a passion for all aspects of IC design process, including circuit design, verification, validation, and ATE testing. With over 5 years of relevant experience, Arjun has a proven track record of designing, reviewing, verifying, and integrating different mixed-signal blocks. Arjun's expertise includes creating top-level test benches having full mixed technology blocks (Schematic, Verilog, SystemVerilog, spice, RC extracted netlists, etc.) and performing full chip functionality tests. He is also skilled in optimizing design workflows and introducing scripting/automation within standard workflows. Arjun has gone through the full post-silicon debug cycle, including bench evaluation, recreating problem behaviors on the bench, simulating the problem in the simulation environment, proposing and implementing design changes, supporting tape-out and post-tape-out procedures, assisting test engineering changes, and supporting on-the-floor ATE tests. Arjun's past experience includes working as an IC Design Engineer at Cactus Semiconductor, Inc., where he designed, reviewed, verified, and integrated different mixed-signal blocks. He also created top-level test benches having full mixed technology blocks and performed full chip functionality tests. Arjun optimized design workflows and introduced scripting/automation within standard workflows. He went through the full post-silicon debug cycle, including bench evaluation, recreating problem behaviors on the bench, simulating the problem in the simulation environment, proposing and implementing design changes, supporting tape-out and post-tape-out procedures, assisting test engineering changes, and supporting on-the-floor ATE tests. Arjun holds a Master of Science (MS) degree in Mixed Signals and Circuit Design from the Ira A. Fulton Schools of Engineering at Arizona State University. He also has a Bachelor of Technology (B.Tech.) degree in Electrical, Electronics, and Communications Engineering from the National Institute of Technology Durgapur. Arjun completed his Senior Secondary education at K V NAL. Arjun's technical skills include test, integration, and Ruby. He is a highly motivated and detail-oriented individual who is always seeking new challenges and opportunities to learn and grow.

Education

ira a. fulton schools of engineering at arizona state university

nit durgapur national institute of technology durgapur

k v nal

Companies

intel

cactus semiconductor inc.

cirtec medical

cadence design systems

arizona state university

cern

national aerospace laboratories

thinklabs technosolutions

Experience

5.7 Years

Find more people like Arjun Vasanth. Start hiring nowLooking for jobs? Search here

Experience

SoC Analog Design Engineer

intel | Hillsboro, Oregon, United States

2020 - Present

IC design engineer

cactus semiconductor inc. | Chandler, Arizona

2018 - 2020

IC design engineer

cirtec medical | Chandler Arizona

2018 - 2020

IC Design Engineer Intern

cactus semiconductor inc. | Chandler,Az

2018 - 2018

Intern- WFO

cadence design systems | Austin, Texas Area

2017 - 2017

Grader

arizona state university | Tempe,Arizona

2016 - 2016

Associated Member of Personnel (Trainee), CMS Experiment

cern | Geneva Area, Switzerland

2015 - 2015

Summer Intern

national aerospace laboratories | Bangalore,India

2014 - 2014

Intern

thinklabs technosolutions | Mumbai Area, India

2013 - 2014

Skills

Boost your visibility and stand out to employers with referrals from your LinkedIn connections.

Algorithms

Analog Circuit Design

Analog IC Design

Auto-CAD

C

C++

Cadence Encounter

Cadence Virtuoso Layout Editor

Calibre (Mentor Graphics)

Circuit Design

Communication Protocols

Coventorware

Data Structures

Design

Integration

Linux

Matlab

Micro controller implementation

Microsoft Excel

Microsoft Office

Microsoft PowerPoint

Microsoft Word

ModelSim (Mentor Graphics)

MySQL

PowerPoint

Programming

Ruby

SKILL

soc

SystemVerilog

test

testing

Verilog

VHDL

Contact Details

Email (Verified)

arjXXXXXXXXXXXXXXXXXXXom

Mobile Number

+91XXXXXXXXXX

Education

ira a. fulton schools of engineering at arizona state university

Master of Science (MS)

2016 - 2018

nit durgapur national institute of technology durgapur

Bachelor of Technology (B.Tech.)

2012 - 2016

k v nal

Senior Secondary

2000 - 2012

Find anyone’s contact and let Weekday reach out to them on your behalf

Start hiring now

Stop manually filling job applications. Use AI to auto-apply to jobs

Look for jobs now
Weekday InstagramWeekday TwitterWeekday LinkedInWeekday Youtube

Companies

Subscription: Search databaseContingency: white glove serviceCircles: Access employee networksFreeFind Personal Email from LinkedInFind WhatsApp Number from LinkedInPricing